

CS & IT ENGINEERING



Digital Logic

Sequential Circuit

Lecture No. 6



By- Aditya sir

Recap of Previous Lecture



Topic

Master Slave FF

D FF

T FF

Design of FF



Topics to be Covered



Topic

Sequential Circuit

Design
Register





About Aditya Jain sir



1. Appeared for GATE during BTech and secured AIR 60 in GATE in very first attempt - City topper
2. Represented college as the first Google DSC Ambassador.
3. The only student from the batch to secure an internship at Amazon. (9+ CGPA)
4. Had offer from IIT Bombay and IISc Bangalore to join the Masters program
5. Joined IIT Bombay for my 2 year Masters program, specialization in Data Science
6. Published multiple research papers in well known conferences along with the team
7. Received the prestigious excellence in Research award from IIT Bombay for my Masters thesis
8. Completed my Masters with an overall GPA of 9.36/10
9. Joined Dream11 as a Data Scientist
10. Have mentored 12,000+ students & working professions in field of Data Science and Analytics
11. Have been mentoring & teaching GATE aspirants to secure a great rank in limited time
12. Have got around 27.5K followers on LinkedIn where I share my insights and guide students and professionals.





Telegram Link for Aditya Jain sir: https://t.me/AdityaSir_PW



Topic : Sequential Circuit

available $\longrightarrow$ desired

Designing of Flip-Flop:

Step 1: $\rightarrow$ Write the characteristic Table of desired FF.

CD

Step 2: $\rightarrow$ Write the excitation table of available FF.

EA

Step 3: $\rightarrow$ Write the logical expression.

Step 4: $\rightarrow$ Minimize the logical expression.

Step 5: $\rightarrow$ Hardware Implementation.

#Q. Design a $\overline{D}$ -FF by using SR FF ?

Step 1

Step 2

W	Q_n	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	0	1
1	0	1	1	0
0	1	1	X	0

Step 3

Q_n		0	1
W	0		
	1	1	x

Step 4


Q_n		0	1
W	0	1	x
	1		

Step 5






Topic : Sequential Circuit



Q.1

Imp:-



$$Q_{n+1} = D$$



$$Q_{n+1} = X$$

✓

$$S = X, R = \bar{X}$$

$$Q_{n+1} = S + \bar{R} \cdot Q_n$$


$$= X + \overline{\bar{X}} \cdot Q_n$$

$$= X + X \cdot Q_n$$

$$= X(1 + Q_n)$$

$$= X$$

Q.2



$$S = X \cdot \overline{Q_n}, R = Y \cdot Q_n$$

$$Q_{n+1} = S + \overline{R} Q_n$$
$$= X \overline{Q_n} + \overline{Y Q_n} \cdot Q_n$$

$$= X \overline{Q_n} + (\overline{Y} + \overline{Q_n}) Q_n$$

$$Q_{n+1} = X \overline{Q_n} + \overline{Y} Q_n$$

JK FF: $Q_{n+1} = J \overline{Q_n} + \overline{K} Q_n$

$$X = J, Y = K$$

this Sunday

12:30 - 3



4:30 AM }
↓
12 AM }

6 months

Q.) Design a T FF using SR FF

#Q. Design a T-FF by using SR FF ?

Step 1 →

Step 2

T	Q_n	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1

0
1
2
3

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Desired → T FF

Avail → SR FF
↓

Step 3

$$S = \sum m(2) + \sum \phi(1)$$

$$R = \sum m(3) + d(0)$$

$S \Rightarrow$

		Q_n	
		$\bar{Q}_n$	Q_n
T	0		x
	1	1	

↓

$$S = T \bar{Q}_n$$

Step 4

$R \Rightarrow$

		Q_n	
		$\bar{Q}_n$	Q_n
T	0	x	
	1		1


↓

$$R = T Q_n$$

Step 5


$$S = T \bar{Q}_n$$

$$R = T Q_n$$






Topic : Sequential Circuit



Remember:-

SR JK D T



SR 

JK 

D 

T 

(12) $\leftarrow 3 \times 4$

(8) Design T FF using D FF

#Q. Design a T-FF by using ~~W~~ D-FF ?

$$\underline{D = Q_{n+1}}$$

Step 1

Step 2

$$\underline{D(T, Q_n)}$$

T	Q_n	Q_{n+1}	W D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

0
1
2
3

Step 3 & Step 4

$$\underline{\underline{D = T \oplus Q_n}}$$

Step 5

$$\underline{D = T \oplus Q_n}$$



H.W

Challenge:

Design a AJ FF using SIR FF?

Truth
Table

A	J	Q_{n+1}
0	0	$\overline{Q_n}$
0	1	Q_n
1	0	1
1	1	0

Register




Topic : Shift Register



1. Registers are used to store group of bits
2. To store "n" bits minimum "n" Flip Flips are required
3. Generally D Flip Flops are used to Design Register



Topic : Shift Register



V/p $\rightarrow 2$

O/p $\rightarrow 2$



Topic : Shift Register


1. Serial input serial output shift register (SISO)
2. Serial input parallel output shift register (SIPO)
3. Parallel input serial output shift register (PISO)
4. Parallel input parallel output shift register (PIPO)

2 Steps:- Store + Retrieve



Topic : SERIAL INPUT SERIAL OUTPUT (SISO) SHIFT REGISTER

101



initial

Clock	Input	QA	QB	QC
0	101	0	0	0
1		1	0	0
2		0	1	0
3		1	0	1



Topic : SERIAL INPUT SERIAL OUTPUT (SISO) SHIFT REGISTER

1. To store 'n' bits in 'n' bit SISO minimum 'n' clocks are required.
2. To retrieve 'n' bits from 'n' bit SISO minimum 'n - 1' clocks are required.
3. It is slowest shift register among all the shift registers.

Serial $\rightarrow$ Slow
Parallel $\rightarrow$ Fast


$$\begin{aligned}\text{Total clocks} &= n + (n-1) \\ &= 2n-1\end{aligned}$$



Topic : SERIAL INPUT ~~Parallel~~ OUTPUT (SIP~~P~~O) SHIFT REGISTER

SIP~~P~~O

1/0/1



Clock	Input	QA	QB	QC
0	101	0	0	0
1		1	0	0
2		0	1	0
3		1	0	1



Topic : Sequential Circuit

- To store 'n' bit in 'n' bit SIPO minimum 'n' clocks are required.
- To retrieve 'n' bits from 'n' bit SIPO no clock required.

$$\begin{aligned} \text{Total} &= n + 0 \\ &= n \end{aligned}$$

SIPO

(Temporal $\rightarrow$ Spatial)

Serial

Slow

(Temporal code)



Output

parallel
fast


(Spatial code)



Topic : PISO SHIFT REGISTER

Parallel i/p , Serial o/p

11011





Topic : PISO SHIFT REGISTER

1. To store 'n' bits in 'n' PISO only one clock is required.
2. To retrieve 'n' bits from 'n' bit PISO minimum (n - 1) clocks are required.




$$\begin{aligned} \text{Total clocks} &= 1 + (n - 1) \\ &= \underline{\underline{n}} \end{aligned}$$

PISO (spatial $\rightarrow$ Temporal)



Topic : PARALLEL INPUT PARALLEL OUTPUT (PIPO) SHIFT REGISTER

1101



clock → 1

Store → 1 clk

Retrieval → 0 clk



Topic : Sequential Circuit

- To store 'n' bit in 'n' bit PIP0 only one clock is required.
- There is no clock requirement in PIP0 to retrieve 'n' bits.
- Fastest shift register among all the shift registers.

PIPO $\rightarrow$ Fastest


SISO $\rightarrow$ slowest

$$\begin{aligned}\text{Total clocks} &= 1+0 \\ &= 1\end{aligned}$$

[MCQ]



#Q. Write the state of the register given below?
(Assume initially all flips flops are reset)



Clock	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	0	0	0	0
2	0	0	0	0
3	0	0	0	0
4	0	0	0	0
5	0	0	0	0
6	0	0	0	0
7	0	0	0	0
8	0	0	0	0

How

- 1) What is the o/p after 50th clock?
- 2) " " " " 105th clock?
- " " " " 1023th clock?



Topic : Sequential Circuit

	Store	Relative	Total
SISO	n	$n-1$	$2n-1$
SIPO	n	0	n
PISO	1	$n-1$	n
PIPO	1	0	1

→ Slowest

→ Fastest



2 mins Summary



→ Flip Flops

→ Registers



THANK - YOU